Design and analysis of RHBD memory cells and 4x4 RHBD 10T memory cell architecture

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

CMOS technology plays an important role in the modern electronics world. CMOS technology also plays significant role in aerospace applications. To store data, memories are widely used as the medium in aerospace applications. SRAM cells are the memories made by the CMOS technology. The most vital issues faced by memories are due to single event upsets (SEUs) which are induced by radiation particles. The SEU’s due to increase in densities and SEU’s. There is a decrease in critical charge and supply voltage in CMOS process technology. There is a need for a technique which can to tolerate these SEU’s in such aerospace applications. Which are in the environment of complex celestial radiation? The technique which is considered for such environment is radiation-hardened by design (RHBD) with soft error robustness. This paper aims at is proposing an area efficient and high reliable RHBD memory cell for the above said application using 45nm technology in Cadence Tool. Depending on power, write/read time, the layout area of 14T, 12T and 10T RHBD memory cells and their performance on power for read/write operations are observed. A comparative study is also done on these memory cells based the parameters considered.

Author supplied keywords

Cite

CITATION STYLE

APA

Chaitanya, M., & Kannan, V. (2019). Design and analysis of RHBD memory cells and 4x4 RHBD 10T memory cell architecture. International Journal of Innovative Technology and Exploring Engineering, 8(10), 4232–4237. https://doi.org/10.35940/ijitee.J9946.0881019

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free