The work analyses the cybersecurity weakness in state-of-art automotive in-vehicle networks and discusses possible countermeasures at architecture level. Due to stringent real-time constraints (throughput and latency) of fail-safe automotive applications, hardware accelerators are needed. A hardware accelerator design for AES (Advanced Encryption Standard)-128/256 calculation, the latter being already considered post-quantum resistant, is also presented together with implementation results in FPGA and 45 nm CMOS technology.
CITATION STYLE
Baldanzi, L., Crocetti, L., Bertolucci, M., Fanucci, L., & Saponara, S. (2019). Analysis of cybersecurity weakness in automotive in-vehicle networking and hardware accelerators for real-time cryptography. In Lecture Notes in Electrical Engineering (Vol. 550, pp. 11–18). Springer Verlag. https://doi.org/10.1007/978-3-030-11973-7_2
Mendeley helps you to discover research relevant for your work.