Accelerating BST methods for model reduction with graphics processors

2Citations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Model order reduction of dynamical linear time-invariant system appears in many scientific and engineering applications. Numerically reliable SVD-based methods for this task require floating-point arithmetic operations, with n being in the range 10 3∈-∈10 5 for many practical applications. In this paper we investigate the use of graphics processors (GPUs) to accelerate model reduction of large-scale linear systems via Balanced Stochastic Truncation, by off-loading the computationally intensive tasks to this device. Experiments on a hybrid platform consisting of state-of-the-art general-purpose multi-core processors and a GPU illustrate the potential of this approach. © 2012 Springer-Verlag.

Cite

CITATION STYLE

APA

Benner, P., Ezzatti, P., Quintana-Ortí, E. S., & Remón, A. (2012). Accelerating BST methods for model reduction with graphics processors. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 7203 LNCS, pp. 549–558). https://doi.org/10.1007/978-3-642-31464-3_56

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free