As the design rule is scaled down, the electrical isolation of metal lines becomes critical. In a high density flash memory with 37nm (pitch=74nm) technology, the threshold voltage shift of ∼0.3V is found to be caused by tungsten micro-bridge between adjacent bit-lines. Simulations and experimental data showed that tungsten re-sputtering is occurred during the deposition of HDP (High Density Piasma)-SiO2 used as the filling dielectric between tungsten bit-lines. In this paper, the model for the tungsten re-sputtering is presented. The plasma simulations are performed to investigate the effects of process factors of HDP-SiO2 deposition on the formation of micro-bridge using in-house tool, PIE simulator.
CITATION STYLE
Hwang, B., Lee, Y., Min, J. G., Shin, H., Lim, N., Kim, S., … Lee, W. S. (2007). Modeling of re-sputtering induced bridge of tungsten bit-lines for NAND flash memory cell with 37nm node technology. In 2007 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2007 (pp. 45–48). Springer-Verlag Wien. https://doi.org/10.1007/978-3-211-72861-1_11
Mendeley helps you to discover research relevant for your work.