Power dissipation is a major concern not only for portable systems, but also for high-performance systems. In the past, energy consumption and processor heating was reduced mainly by focusing e orts on mechanical or circuit design techniques. Now that we are reaching the limits of some of these past techniques, an architectural approach is fundamental to solving power related problems. In this work, we use a model of the Alpha 21264 to simulate a high-performance, multi-pipelined processor with two integer pipeline clusters and one floating point pipeline. We propose a hardware mechanism to dynamically monitor processor performance and reconfigure the machine on-the-fly such that available resources are more closely matched to the program's requirements. Namely, we propose to save energy in the processor by disabling one of the two integer pipelines and/or the floating point pipe at runtime for selective periods of time during the execution of a program. If these time periods are carefully selected, energy may be saved without negatively impacting overall processor performance. Our initial experiments shows on average total chip energy savings of 12% and as high as 32% for some benchmarks while performance degrades by an average of only 2.5% and at most 4.5%.
CITATION STYLE
Maro, R., Bai, Y., & Iris Bahar, R. (2001). Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 2008, pp. 97–111). Springer Verlag. https://doi.org/10.1007/3-540-44572-2_8
Mendeley helps you to discover research relevant for your work.