The physical realities of wire delay and power consumption seriously challenge the ability of microprocessor designers to continue designing monolithic architectures with centralized resources. Materials and process changes have proven insufficient to solve the fundamental physics problems, and it is increasingly challenging for existing architectures to turn chip resources into higher performance, at tractable costs. Fast moving VLSI technology will soon offer tens of billions of transistors, massive chip-level wire bandwidth for local interconnect, and a modestly larger number of pins. Processors need to convert the abundant chip-level resources into powerefficient application performance, while mitigating the negative effects of wire delays. © 2007 Springer Science+Business Media B.V.
CITATION STYLE
Taylor, M. B., Lee, W., Miller, J. E., Wentzlaff, D., Bratt, I., Greenwald, B., … Agarwal, A. (2007). Stream multicore processors. In Processor Design: System-on-Chip Computing for ASICs and FPGAs (pp. 309–338). Springer Netherlands. https://doi.org/10.1007/978-1-4020-5530-0_14
Mendeley helps you to discover research relevant for your work.