Abstract
Very high speed and small area hardware architectures of the Serpent encryption algorithm are presented in this paper. The Serpent algorithm was a submission to the National Institute of Technology (NIST) as a proposal for the Advanced Encryption Standard (FIPS-197). Although it was not finally selected, Serpent was considered very secure and with a high potential in hardware implementations. Among others, a fully pipelined Serpent architecture is described in this paper and when implemented in a Virtex-II X2C2000-6 FPGA device, it runs at a throughput of 40 Gbps.
Cite
CITATION STYLE
Lázaro, J., Astarloa, A., Arias, J., Bidarte, U., & Cuadrado, C. (2004). High throughput serpent encryption implementation. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3203, pp. 996–1000). Springer Verlag. https://doi.org/10.1007/978-3-540-30117-2_114
Register to see more suggestions
Mendeley helps you to discover research relevant for your work.
