GRIP — a high-performance architecture for parallel graph reduction

58Citations
Citations of this article
14Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

GRIP is a high-performance parallel machine designed to execute functional programs using supercombinator graph reduction. It uses a high-bandwidth bus to provide access to a large, distributed shared memory, using intelligent memory units and packet-switching protocols to increase the number of processors which the bus can support. GRIP is also being programmed to support parallel Prolog and DACTL. We outline GRIP's architecture and firmware, discuss the major design issues, and describe the current state of the project and our plans for the future.

Cite

CITATION STYLE

APA

Jones, S. L. P., Clack, C., Salkild, J., & Hardie, M. (1987). GRIP — a high-performance architecture for parallel graph reduction. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 274 LNCS, pp. 98–112). Springer Verlag. https://doi.org/10.1007/3-540-18317-5_7

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free