Scan cell reordering for peak power reduction during scan test cycles

12Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

Scan technology increases the switching activity well beyond that of the functional operation of an IC. In this paper, we first discuss the issues of excessive peak power during scan testing and highlight the importance of reducing peak power particularly during the test cycle (i.e. between launch and capture) so as to avoid noise phenomena such as IR-drop or Ground Bounce. Next, we propose a scan cell reordering solution to minimize peak power during all test cycles of a scan testing process. The problem of scan cell reordering is formulated as a constrained global optimization problem and is solved by using a simulated annealing algorithm. Experimental evidence and practical implications of the proposed solution are given at the end of the paper. For ISCAS'89 and ITC'99 benchmark circuits, this approach reduces peak power during TC up to 51% compared to an ordering provided by an industrial synthesis tool. Fault coverage and test time are left unchanged by the proposed solution. © 2007 Springer Science+Business Media, LLC.

Cite

CITATION STYLE

APA

Badereddine, N., Girard, P., Pravossoudovitch, S., Virazel, A., & Landrault, C. (2007). Scan cell reordering for peak power reduction during scan test cycles. In IFIP International Federation for Information Processing (Vol. 240, pp. 267–281). https://doi.org/10.1007/978-0-387-73661-7_17

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free