Optimization of TSV leakage in via-middle TSV process for wafer-level packaging

6Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

Abstract

Through silicon via (TSV) offers a promising solution for the vertical connection of chip I/O, which enables smaller and thinner package sizes and cost-effective products by using wafer-level packaging instead of a chip-level process. However, TSV leakage has become a critical concern in the BEOL process. In this paper, a Cu-fulfilled via-middle TSV with 100 µm depth embedded in 0.18 µm CMOS process for sensor application is presented, focusing on the analysis and optimization of TSV leakage. By using etch process, substrate defect, and thermal processing co-optimization, TSV leakage failure can be successfully avoided, which can be very instructive for the improvement in TSV wafer-level package yield as well as device performance in advanced semiconductor technology.

Cite

CITATION STYLE

APA

Liu, X., Sun, Q., Huang, Y., Chen, Z., Liu, G., & Zhang, D. W. (2021). Optimization of TSV leakage in via-middle TSV process for wafer-level packaging. Electronics (Switzerland), 10(19). https://doi.org/10.3390/electronics10192370

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free