Low-power fpga implementation of convolution neural network accelerator for pulse waveform classification

7Citations
Citations of this article
19Readers
Mendeley users who have this article in their library.

Abstract

In pulse waveform classification, the convolution neural network (CNN) shows excellent performance. However, due to its numerous parameters and intensive computation, it is challenging to deploy a CNN model to low-power devices. To solve this problem, we implement a CNN accelerator based on a field-programmable gate array (FPGA), which can accurately and quickly infer the waveform category. By designing the structure of CNN, we significantly reduce its parameters on the premise of high accuracy. Then the CNN is realized on FPGA and optimized by a variety of memory access optimization methods. Experimental results show that our customized CNN has high accuracy and fewer parameters, and the accelerator costs only 0.714 W under a working frequency of 100 MHz, which proves that our proposed solution is feasible. Furthermore, the accelerator classifies the pulse waveform in real time, which could help doctors make the diagnosis.

Cite

CITATION STYLE

APA

Chen, C., Li, Z., Zhang, Y., Zhang, S., Hou, J., & Zhang, H. (2020). Low-power fpga implementation of convolution neural network accelerator for pulse waveform classification. Algorithms, 13(9). https://doi.org/10.3390/a13090213

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free