Temporal logic for scenario-based specifications

60Citations
Citations of this article
22Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

We provide semantics for the powerful scenario-based language of live sequence charts (LSCs). We show how the semantics of live sequence charts can be captured using temporal logic. This is done by studying various subsets of the LSC language and providing an explicit translation into temporal logic. We show how a kernel subset of the LSC language (which omits variables, for example) can be embedded within the temporal logic CTL*. For this kernel subset the embedding is a strict inclusion. We show that existential charts can be expressed using the branching temporal logic CTL while universal charts are in the intersection of linear temporal logic and branching temporal logic LTL ∩ CTL. Since our translations are efficient, the work described here may be used in the development of tools for analyzing and executing scenario-based requirements and for verifying systems against such requirements. © Springer-Verlag Berlin Heidelberg 2005.

Cite

CITATION STYLE

APA

Kugler, H., Harel, D., Pnueli, A., Lu, Y., & Bontemps, Y. (2005). Temporal logic for scenario-based specifications. In Lecture Notes in Computer Science (Vol. 3440, pp. 445–460). Springer Verlag. https://doi.org/10.1007/978-3-540-31980-1_29

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free