In this paper, a high performance asynchronous on-chip bus designed in a Globally Asynchronous Locally Synchronous (GALS) style is proposed. The asynchronous on-chip bus is capable of handling multiple outstanding transactions and in-order completion to achieve a high performance, which is implemented with distributed and modularized control unit in a layered interface. The architecture of asynchronous on-chip bus is discussed and implemented for simulations. Simulation results show that throughput of the proposed asynchronous on-chip bus with multiple outstanding transactions and in-order transaction completion is increased by 31.3%, while power consumption overhead is only 6.76%, as compared to an asynchronous on-chip bus with a single outstanding transaction. © Springer-Verlag Berlin Heidelberg 2005.
CITATION STYLE
Jung, E. G., Hong, E. P., Jhang, K. S., Lee, J. A., & Har, D. S. (2005). Self-timed interconnect with layered interface based on distributed and modularized control for multimedia SoCs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3767 LNCS, pp. 500–511). https://doi.org/10.1007/11581772_44
Mendeley helps you to discover research relevant for your work.