Parallel Transistor-Level Circuit Simulation

  • Keiter E
  • Thornquist H
  • Hoekstra R
  • et al.
N/ACitations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Cite

CITATION STYLE

APA

Keiter, E. R., Thornquist, H. K., Hoekstra, R. J., Russo, T. V., Schiek, R. L., & Rankin, E. L. (2011). Parallel Transistor-Level Circuit Simulation. In Simulation and Verification of Electronic and Biological Systems (pp. 1–21). Springer Netherlands. https://doi.org/10.1007/978-94-007-0149-6_1

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free