Current FPGA design flows do not readily support highlevel, behavioural design or the use of run-time reconfiguration. Designers are thus discouraged from taking a high-level view of their systems and cannot fully exploit the benefits of programmable hardware. This paper reports on our advances towards the development of design technology that supports behavioural specification and compilation of FPGA designs and automatically manages FPGA chip virtualization.
CITATION STYLE
Diessel, O., Malik, U., & So, K. (2002). Towards high-level specification, synthesis, and virtualization of programmable logic designs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 2400, pp. 314–317). Springer Verlag. https://doi.org/10.1007/3-540-45706-2_41
Mendeley helps you to discover research relevant for your work.