Low-power multi-layer perceptron neural network architecture for speech recognition

Abstract

Background/Objectives: Recent research focuses on low-power design techniques. This has been mainly inspired by the demand of hand-held electronic devices which have to consume less power. Neural network based classifiers are widely used in speech recognition which needs higher power. Methods/Statistical Analysis: A hybrid approach for designing architecture of Multi-Layer Perceptron (MLP) based Neural Network (NN) for speech recognition is proposed using bipartite tabular method and banking organization method. This approach is prototyped in Xilinx xc3s1200. The Back propagation neural network is trained in MATLAB using TIDIGITS corpus. Using the optimized weights from MATLAB, the proposed prototyped low-power architecture is evaluated in Xilinx. Findings: The outcome shows a considerable reduction both in area and power. Conclusion/Improvements: The reduction in switching power is by 33% and the average power is by 25% are noted. There was 2% reduction in the resources used by the proposed architecture.