Continuous transistor scaling has enabled computer architecture to integrate increasing numbers of cores on a chip. As the number of cores on a chip and application complexity has increased, the on-chip communication bandwidth requirement increased as well. Packet-switched network on chip (NoC) is envisioned as a scalable and cost-effective communication fabric for multi-core architectures with tens and hundreds of cores. In this chapter we focus on on-chip communication architecture design and introduce the reader to some essential concepts of NoC architecture. This is followed by a discussion on the commonly used power-saving techniques used for NoCs and the drawbacks and limitations of these techniques. We then concentrate on performance optimization through intelligent mapping of applications on multi-core architectures. We conclude the chapter with a discussion of various application-specific on-chip interconnect design methods.
CITATION STYLE
Bokhari, H., & Parameswaran, S. (2017). Network-on-chip design. In Handbook of Hardware/Software Codesign (pp. 461–489). Springer Netherlands. https://doi.org/10.1007/978-94-017-7267-9_16
Mendeley helps you to discover research relevant for your work.