CITATION STYLE
KAJIHARA, S., & SATO, Y. (2008). Delay Test Methods For Logic Circuits. IEICE ESS Fundamentals Review, 1(3), 71–77. https://doi.org/10.1587/essfr.1.3_71
Mendeley helps you to discover research relevant for your work.
Save time finding and organizing research with Mendeley