Performance/Resources Comparison of Hardware Implementations on Fully Connected Network Inference

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Fully Connected Network inference is a complex algorithm that can be accelerated using edge devices like Field Programmable Gate Array (FPGA). One commonly known performance improvement for Fully Connected Network inference is quantization. This technique replaces the floating points weights of the network by integers. Frameworks like Open Neural Network Exchange (ONNX) and Tensorflow Lite provide solutions for this procedure. However, these frameworks have different inference algorithms with different operations and data types. In this article inference algorithms of common Fully Connected Networks in ONNX and Tensorflow Lite have been analysed. A performance and resource usage comparison is tested on Xilinx® Zynq UltraScale+™ MPSoC. Results show that to achieve lower latency is better to avoid floating point operations in the inference algorithm. In terms of FPGA resource usage, an increase is observed when the neural network becomes more complex regardless of the algorithm. This growth in resource usage is framework-dependent.

Cite

CITATION STYLE

APA

Lozada, R., Ruiz, J., González, M. L., Sedano, J., Villar, J. R., García-Vico, Á. M., & Skibinsky-Gitlin, E. S. (2022). Performance/Resources Comparison of Hardware Implementations on Fully Connected Network Inference. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 13756 LNCS, pp. 348–358). Springer Science and Business Media Deutschland GmbH. https://doi.org/10.1007/978-3-031-21753-1_34

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free