Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors

6Citations
Citations of this article
9Readers
Mendeley users who have this article in their library.

Abstract

The gate-all-around (GAA) nanosheet (NS) junctionless transistor (JLT) is an attractive candidate for advanced technology nodes in CMOS scaling. Here, the channel width-dependent transconductance (gm) degradation and threshold voltage (Vth) shift of GAA NS JLTs were investigated via numerical simulation. Compared to bulk neutral channels, a pronounced surface accumulation channel limited the overall electrical characteristics of GAA NS JLTs at narrow widths. Additionally, the variation in Vth of GAA NS JLTs was much smaller than that in tri-gate JLTs. Quantum mechanical effects in GAA NS JLTs with a very narrow width were also investigated.

Cite

CITATION STYLE

APA

Jeon, D. Y. (2021). Channel geometry-dependent threshold voltage and transconductance degradation in gate-all-around nanosheet junctionless transistors. AIP Advances, 11(5). https://doi.org/10.1063/5.0035460

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free