The finite impulse response (FIR) filters are one among the digital filters which are widely proposed in field programmable gate array implementations. This paper presents the design of 4-tap and 8-bit fast low-pass FIR filter design under FPGA background using hardware description language (HDL). This design leads many applications like biomedical signals, pattern recognition, image processing and communications fields. The main attention of this FIR filter is focused towards the noise and performance constraints. In light of FPGA to accomplish FIR filter, not just considered the fixed capacity DSP-explicit chip constant, yet in addition the DSP processor adaptability. The blend FPGA and DSP innovation can further improve integration, increment work speed and framework abilities.
CITATION STYLE
Raja Sudharsan, R., & Deny, J. (2020). Field Programmable Gate Array (FPGA)-Based Fast and Low-Pass Finite Impulse Response (FIR) Filter. In Lecture Notes in Networks and Systems (Vol. 118, pp. 199–206). Springer. https://doi.org/10.1007/978-981-15-3284-9_23
Mendeley helps you to discover research relevant for your work.