Hierarchical networks-on-chip architecture for neuromorphic hardware

1Citations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Cite

CITATION STYLE

APA

Carrillo, S., Harkin, J., & McDaid, L. (2015). Hierarchical networks-on-chip architecture for neuromorphic hardware. In Evolvable Hardware: From Practice to Application (pp. 297–330). Springer Berlin Heidelberg. https://doi.org/10.1007/978-3-662-44616-4_12

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free