The Spidergon STNoC

  • Tatas K
  • Siozios K
  • Soudris D
  • et al.
N/ACitations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Spidergon STNoC is a state-of-the-art, low-cost on-chip interconnect that plays a vital role in enabling multiprocessor system-on-chip by providing structure, performance, and modularity. This chapter outlines topological and routing characteristics of the packet-switched Spidergon STNoC, focusing on its low diameter, vertex-symmetric, point-to-point chordal ring topology, and its low-cost, efficient deterministic, shortest-path routing algorithm. It also describes interesting design tools and discusses new Spidergon extensions toward fault tolerant routing.

Cite

CITATION STYLE

APA

Tatas, K., Siozios, K., Soudris, D., & Jantsch, A. (2014). The Spidergon STNoC. In Designing 2D and 3D Network-on-Chip Architectures (pp. 161–190). Springer New York. https://doi.org/10.1007/978-1-4614-4274-5_7

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free