One of the main difficuties to map an embedded application onto a multiprocessor architecture is that there are multiple ways of this mapping due to several constraints. In this paper, we present an Integer Linear Programming based framework that maps a given application (represented as a task graph) onto a Heterogeneous Chip Multiprocessor architecture. Our framework can be used with several objective functions such as energy, performance, and fallibility (opposite of reliability). We use Dynamic Voltage Scaling (DVS) for reducing energy consumption while we employ task duplication to minimize fallibility. Our experimental results show that over 50% improvements on energy consumption are possible by using DVS, and the fully task duplicated schedules can be achieved under tight performance and energy bounds. © Springer-Verlag Berlin Heidelberg 2006.
CITATION STYLE
Tosun, S., Mansouri, N., Kandemir, M., & Ozturk, O. (2006). An ILP formulation for task scheduling on heterogeneous chip multiprocessors. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4263 LNCS, pp. 267–276). Springer Verlag. https://doi.org/10.1007/11902140_30
Mendeley helps you to discover research relevant for your work.