Skip to main content
Conference Proceedings

Structured formal verification of a fragment of the IBM S/390 clock chip

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (1999) 1641 92-106
DOI: 10.1007/3-540-48257-1_5
0Citations
Citations of this article
2Readers
Mendeley users who have this article in their library.
Get full text

Abstract

We present a simple and powerful method for formal verification of hardware that exploits hardware symmetries. We illustrate the method at an industrial example: a fragment of the IBM S/390 Clock Chip.

Author supplied keywords

Cite

CITATION STYLE

APA

Geser, A., & Küchlin, W. (1999). Structured formal verification of a fragment of the IBM S/390 clock chip. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1641, pp. 92–106). Springer Verlag. https://doi.org/10.1007/3-540-48257-1_5

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free