SRAM CP: A charge recycling design schema for SRAM

Abstract

An adiabatic charge-pump based charge recycling design was proposed in [1]. It was shown to save upto 15% energy on several DSP systems with no performance loss. In this paper, we illustrate new charge source multiplexing techniques that are especially targeted towards SRAM arrays. The trigger control mechanism for charge sharing, additionally, can be derived from the application level marisacharacteristics rather than from circuit level attributes. These two methods help minimize the charge sharing energy dissipation. The SPICE level simulation results show that the proposed scheme reduces energy consumption in L2 caches by 24.9% with no performance loss. © Springer.Verlag Berlin Heidelberg 2006.