In the current embedded processors for media applications, up to 30% of the total processor power is consumed in the instruction memory hierarchy. In this context, we present an inherently low energy clustered instruction memory hierarchy template. Small instruction memories are distributed over groups of functional units and the interconnects are localized in order to minimize energy consumption. Furthermore, we present a simple profile based algorithm to optimally synthesize the L0 clusters, for a given application. Using a few representative multimedia benchmarks we show that up to 45% of the L0 buffer energy can be reduced using our clustering approach.
CITATION STYLE
Jayapala, M., Barat, F., de Beeck, P. O., Catthoor, F., Deconinck, G., & Corporaal, H. (2002). A low energy clustered instruction memory hierarchy for long instruction word processors. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 2451, pp. 258–267). Springer Verlag. https://doi.org/10.1007/3-540-45716-x_26
Mendeley helps you to discover research relevant for your work.