Loop tiling is a fundamental optimization for improving data locality. Selecting the right tile size combined with the parallelization of loops can provide additional performance increases in the modern of Chip MultiProcessor (CMP) architectures. This paper presents a runtime optimization system which automatically parallelizes loops and searches empirically for the best tile sizes on a scalable multi-cluster CMP. The system is built on top of a virtual machine and targets the runtime parallelization and optimization of Java programs. Experimental results show that runtime parallelization and tile size searching are capable of improving performance for two BLAS kernels and one Lattice-Boltzmann simulation, despite overheads. © 2008 Springer-Verlag Berlin Heidelberg.
CITATION STYLE
Zhao, J., Horsnell, M., Luján, M., Rogers, I., Kirkham, C., & Watson, I. (2008). Adaptive loop tiling for a multi-cluster CMP. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 5022 LNCS, pp. 220–232). https://doi.org/10.1007/978-3-540-69501-1_23
Mendeley helps you to discover research relevant for your work.