This paper presents a communication network targeted for complex system-on-chip (SoC) and network-on-chip (NoC) designs. The Heterogeneous IP Block Interconnection v.2 (HIBI) aims at maximum efficiency and energy saving per transmitted bit combined with guaranteed quality-of-service (QoS) in transfers. Other features include support for arbitrary topologies with several clock domains, flexible scalablility in signalling and run-time reconfiguration of network parameters. HIBI has been implemented in VHDL and SystemC and synthesized in 0.18 CMOS technology with area comparable to other NoC wrappers. HIBI data transfers are shown to approach the maximum theoretical performance for protocol efficiency. © Springer-Verlag Berlin Heidelberg 2004.
CITATION STYLE
Salminen, E., Lahtinen, V., Kangas, T., Riihimäki, J., Kuusilinna, K., & Hämäläinen, T. D. (2004). HIBI v.2 communication network for system-on-chip. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 3133, 413–422. https://doi.org/10.1007/978-3-540-27776-7_43
Mendeley helps you to discover research relevant for your work.