FPGA implementation of a perceptron-like neural network for embedded applications

5Citations
Citations of this article
8Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In this work we present several hardware implementations of a standard multi-layer perception and a modified version called extended multilayer perceptron. The implementations have been developed and tested onto a FPGA prototyping board. The designs have been defined using a high level hardware description language, which enables the study of different implementation versions with diverse parallelism levels. The test bed application addressed is speech recognition. The contribution presented in this paper can be seen as a low cost portable system, which can be easily modified. We include a short study of the implementation costs (silicon area), speed and required computational resources. © Springer-Verlag Berlin Heidelberg 2003.

Cite

CITATION STYLE

APA

Ortigosa, E. M., Cañas, A., Ros, E., & Carrillo, R. R. (2003). FPGA implementation of a perceptron-like neural network for embedded applications. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2687, 1–8. https://doi.org/10.1007/3-540-44869-1_1

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free