FPGA implementation of a perceptron-like neural network for embedded applications

Abstract

In this work we present several hardware implementations of a standard multi-layer perception and a modified version called extended multilayer perceptron. The implementations have been developed and tested onto a FPGA prototyping board. The designs have been defined using a high level hardware description language, which enables the study of different implementation versions with diverse parallelism levels. The test bed application addressed is speech recognition. The contribution presented in this paper can be seen as a low cost portable system, which can be easily modified. We include a short study of the implementation costs (silicon area), speed and required computational resources. © Springer-Verlag Berlin Heidelberg 2003.