In this paper a reconfigurable architecture for Ethernet and HomePNA MAC is presented. By using this new architecture, Ethernet and HomePNA reconfigurable network card can be produced. This architecture has been implemented using VHDL language and after that synthesized on a chip. The differences between HomePNA (synchronized and unsynchronized mode) and Ethernet in collision detection mechanism and priority access to media have caused the need to separate architectures for Ethernet and HomePNA, but by using similarities of them, both the Ethernet and the HomePNA can be implemented in a single chip with a little extra hardware. The number of logical elements of the proposed architecture is increased by 19% in compare to when only an Ethernet MAC is implemented. © Springer Science+Business Media B.V. 2010.
CITATION STYLE
Khalily Dermany, M., & Hossein Ghadiry, M. (2010). A reconfigurable design and architecture of the ethernet and HomePNA3.0 MAC. In Advanced Techniques in Computing Sciences and Software Engineering (pp. 19–23). Springer Publishing Company. https://doi.org/10.1007/978-90-481-3660-5_4
Mendeley helps you to discover research relevant for your work.