Design of efficient coplanar 1-bit comparator circuit in QCA technology

  • Shiri A
  • Rezai A
  • Mahmoodian H
N/ACitations
Citations of this article
7Readers
Mendeley users who have this article in their library.

Abstract

QCA technology is an emerging and promising technology for implementation of digital circuits in nano-scale. The comparator circuits play an important role in digital circuits. In this work, a new and efficient coplanar 1-bit comparator circuit is proposed and evaluated in the QCA technology. The designed coplanar 1-bit QCA comparator circuit is constructed based on majority gate, XNOR gate and inverter gate that are designed carefully. The functionality of the designed coplanar 1-bit QCA comparator circuit is verified by using QCADesigner version 2.0.3. The obtained results indicate that the designed 1-bit QCA comparator circuit requires 0.03 ?m2 area and 38 QCA cells. It also has 0.5 clock cycles delay. The comparison demonstrates that the designed QCA comparator circuit provides improvements in comparison with other QCA comparator circuits in terms of effective area, cell count, and delay as well as cost.nema

Cite

CITATION STYLE

APA

Shiri, A., Rezai, A., & Mahmoodian, H. (2019). Design of efficient coplanar 1-bit comparator circuit in QCA technology. Facta Universitatis - Series: Electronics and Energetics, 32(1), 119–128. https://doi.org/10.2298/fuee1901119s

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free