Reconfigurable hardware components such as Field Programmable Gate Arrays (FPGAs) are used more and more in embedded systems, since such components offer a sufficient capacity for a complete System on a Chip (SoC) with a high degree of flexibility. In order to use efficiently the dynamic reconfiguration possibility on such components, there is a need to exploit this feature on complex real-world applications. This paper proposes a dynamically reconfigurable architecture for JPEG2000 application. The dynamic reconfiguration of JPEG2000 enables us to use hardware resources more efficiently which reduces power consumption and increases the frame rate of image compression. © 2011 Springer-Verlag.
CITATION STYLE
Ahmadinia, A., Fernandez-Canque, H., & Ramirez-Iniguez, R. (2011). Dynamic reconfiguration in JPEG2000 hardware architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6883 LNAI, pp. 453–461). https://doi.org/10.1007/978-3-642-23854-3_48
Mendeley helps you to discover research relevant for your work.