In this paper, authors present an IP generator for FPGA-based hardware acceleration of Kohonen’s Self-Organizing Maps (SOM). The IP generator is realized in MATLAB and offers the user the possibility to design an efficient FPGA hardware accelerator with several settings such as the number of features and the number of neurons. The optimization is achieved by applying some approximations to the original SOM algorithm, these modifications do not affect the functionality of the map. The generated IP cores can be used both for training and inference and the software can check the clustering performances.
CITATION STYLE
Giardino, D., Matta, M., Re, M., Silvestri, F., & Spanò, S. (2019). IP generator tool for efficient hardware acceleration of self-organizing maps. In Lecture Notes in Electrical Engineering (Vol. 550, pp. 493–499). Springer Verlag. https://doi.org/10.1007/978-3-030-11973-7_59
Mendeley helps you to discover research relevant for your work.