Supervisory control of timed discrete-event systems

Abstract

This chapter provides a framework for the study of theoretical issues in the design of supervisory controls for timed discrete-event systems. The model incorporates both time delays and hard deadlines, and admits both forcing and disablement as means of control. In addition it supports composition of modular subsystems and systematic synthesis.