In this paper we present the architecture and implementation of a hardware NIC scheduler to guarantee QoS on servers for high speed LAN/SAN. Our proposal employs a programmable logic device based on an FPGA in order to store and update connection states, and to decide what data stream is to be sent next. The network architecture is connection-oriented and reliable, based on credit flow control. The architecture scales from 4 to 32 streams using a Xilinx Virtex 2000E. It supports links with speeds in the order of Gbps while, maintaining the delay and jitter constrains for the QoS streams.
CITATION STYLE
Claver, J. M., Canseco, M., Agustí, P., & León, G. (2006). A hardware NIC scheduler to guarantee QoS on high performance servers. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4330, pp. 86–97). Springer Verlag. https://doi.org/10.1007/11946441_13
Mendeley helps you to discover research relevant for your work.