This chapter examines system-level design of power-efficient systems-on-chip. It starts by examining the sources of power consumption, considering high-level techniques for power-efficient processing, storage and on-chip communication. It also discusses algorithmic- and architecture-driven software transformations and application embedding for power-efficient embedded software. Then, it provides a glimpse at research and development of computer-aided design tools for effective multicore SoC power estimation, analysis and optimization at different abstraction levels and especially system-level modeling, including efforts towards standardization of power formats to enable tool interoperability. Finally, it considers state-of-the-art runtime power management and optimization techniques, including dynamic voltage scaling (DVS), frequency scaling (DFS) and other NoC-based power saving mechanisms. This chapter concludes by briefly outlining future trends towards true system-level power-aware design, providing a large list of references for further study © 2011 Springer Science+Business Media, LLC.
CITATION STYLE
Grammatikakis, M. D., Kornaros, G., & Coppola, M. (2011). Power-aware multicore soc and NoC design. In Multiprocessor System-on-Chip: Hardware Design and Tool Integration (pp. 167–193). Springer New York. https://doi.org/10.1007/978-1-4419-6460-1_8
Mendeley helps you to discover research relevant for your work.