CITATION STYLE
Williams, J. (2008). Week 1 Class 1. In Digital VLSI Design with Verilog (pp. 1–20). Springer Netherlands. https://doi.org/10.1007/978-1-4020-8446-1_1
Mendeley helps you to discover research relevant for your work.
Save time finding and organizing research with Mendeley