A FPGA architecture of blind source separation and real time implementation

0Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Blind source separation(BSS) of independent sources from their convolutive mixtures is a problem in many real-world multi-sensor applications. However, the existing BSS architectures are more often than not based upon software and thus not suitable for direct implementation on hardware. In this paper, we present a new VLSI architecture for the blind source separation of a multiple input mutiple output(MIMO) measurement system. The algorithm is based on feedback network and is highly suited for parallel processing. The implementation is designed to operate in real time for speech signal sequences. It is systolic and easily scalable by simple adding and connecting chips or modules. In order to verify the proposed architecture, we have also designed and implemented it in a hardware prototyping with Xilinx FPGAs. © Springer-Verlag Berlin Heidelberg 2005.

Cite

CITATION STYLE

APA

Kim, Y., & Jeong, H. (2005). A FPGA architecture of blind source separation and real time implementation. In Lecture Notes in Computer Science (Vol. 3562, pp. 347–356). Springer Verlag. https://doi.org/10.1007/11499305_36

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free