This paper describes an FPGA based test system, designed to improve current board level test methods such as boundary scan. The design of the system architecture is based on a layer concept that provides important advantages for its flexibility. This makes it possible to reconfigure and automatically generate the test system determined by the board's properties and the specific test algorithms. The principal system components are a soft-processor equipped with debug and communication functions, and co-processing units built from component models. The system architecture and its relation to the layer concept are presented, mentioning basic properties such as FPGA vendor independency and JTAG compatibility. © 2011 Springer-Verlag.
CITATION STYLE
Sachße, J., Wuttke, H. D., Ostendorff, S., & Meza Escobar, J. H. (2011). Architecture of an adaptive test system built on FPGAs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 6566 LNCS, pp. 86–97). https://doi.org/10.1007/978-3-642-19137-4_8
Mendeley helps you to discover research relevant for your work.