Design of Bootstrap Sample and Hold Circuit

  • Chunn* A
Citations of this article
Mendeley users who have this article in their library.
Get full text


This paper describes the design and implementation of open loop sample and hold circuit using bootstrap technique, which can be used as front end sampling circuit for high speed analog-to-digital converters. Different design criteria viz. speed, power, resolution, linearity, noise and harmonic analysis have been dealt with. Both theoretical analysis and simulation results are carried out. The bootstrap circuit is designed and then compared in a 0.18μm and 0.35μm CMOS process. It is observed that signal to noise and distortion ratio (SNDR) and effective number of bits (ENOB) are higher for 0.35μm technology. But these advantages are at the cost of higher power dissipation. Hence there exists a trade-off between these performance metrics.




Chunn*, A. (2019). Design of Bootstrap Sample and Hold Circuit. International Journal of Recent Technology and Engineering (IJRTE), 8(4), 4053–4057.

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free