In the context of declining Moore and Dennard Laws, efficient utilization of chip area and transistor is more than ever required. The portion of transistors devoted to compute operations can be maximized by off-loading as much as possible data-storage onto memory chips. This, however, requires wide off-chip IO bandwidth, and furthermore increases Network-on-chip (NoC) traffic. In this paper, we first present a concept of optically connected memory modules, delivering enough bandwidth to allow for cache reduction and memory externalization. Second, we show that connecting these memory modules in a reconfigurable interconnect permit to substantially offload NoC traffic.
CITATION STYLE
Guan, H., Rumley, S., Wen, K., Donofrio, D., Shalf, J., & Bergman, K. (2017). Reconfigurable silicon photonic interconnect for many-core architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 10524 LNCS, pp. 89–97). Springer Verlag. https://doi.org/10.1007/978-3-319-67630-2_7
Mendeley helps you to discover research relevant for your work.