Statistical Analysis and Optimization for VLSI: Timing and Power

N/ACitations
Citations of this article
51Readers
Mendeley users who have this article in their library.
Get full text

Abstract

With larger process spreads, corner case models wich are used in traditional CAD, become highly PESSIMISTIC forcing designers to overdesign products, particularly in an ASIC environment. This growing degree of guardbanding erodes profits, increases time to market, and geerall will make it more difficult to maintain Moore's Law in the near future.

Cite

CITATION STYLE

APA

Statistical Analysis and Optimization for VLSI: Timing and Power. (2005). Statistical Analysis and Optimization for VLSI: Timing and Power. Springer-Verlag. https://doi.org/10.1007/b137645

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free