Realization of 2-D DCT Using Adder Compressor

Abstract

The increased usage of image and video compression in real-time applications has led to pressing need for efficient compression algorithms and dedicated hardware circuits. The aim of this proposed paper is to design an efficient adder compressor for approximated two-dimensional discrete cosine transform realization. This paper deals with enhancing the existing XOR-based adder compressor to a better XOR-XNOR-based architecture. The proposed compressors offer less delay, low power with the penalty of area. The proposed method provides less power consumption and offers high speed as compared to conventional design by 11.5% and 2%, respectively.