CMOS PLL Synthesizers: Analysis and Design

N/ACitations
Citations of this article
57Readers
Mendeley users who have this article in their library.
Get full text

Abstract

"CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state-of-the-art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis is given. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is implemented in 0.35mm CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance multiplier, which tackle speed and integration bottlenecks of PLL synthesizers." "This book is useful as a PLL synthesizer manual for both academic researchers and industry design engineers."--Jacket.

Cite

CITATION STYLE

APA

CMOS PLL Synthesizers: Analysis and Design. (2005). CMOS PLL Synthesizers: Analysis and Design. Springer-Verlag. https://doi.org/10.1007/b102174

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free