Developing an RSA Chip

4Citations
Citations of this article
37Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

FAF’4 is a fast arithmetic processor designed specifically for modular operations, including exponentiation, on large integers. It is at present implemented as an array of 32-bit bit-slice processors, which may be interconnected without additional circuitry to obtain word lengths of up to 1023 bits. With 512-bit operands, exponentiation takes 133 milliseconds at worst (100 ms typically).

Cite

CITATION STYLE

APA

Kochanski, M. (1986). Developing an RSA Chip. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 218 LNCS, pp. 350–357). Springer Verlag. https://doi.org/10.1007/3-540-39799-X_25

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free