A Survey of high level synthesis languages, tools, and compilers for reconfigurable high performance computing

35Citations
Citations of this article
13Readers
Mendeley users who have this article in their library.
Get full text

Abstract

High Level Languages (HLLs) make programming easier and more efficient; therefore, powerful applications can be written, modified, and debugged easily. Nowadays, applications can be divided into parallel tasks and run on different processing elements, such as CPUs, GPUs, or FPGAs; for achieving higher performance. However, in the case of FPGAs, generating hardware modules automatically from high level representation is one of the major research activities in the last few years. Current research focuses on designing programming platforms that allow parallel applications to be run on different platforms, including FPGA. In this paper, a survey of HLLs, tools, and compilers used for translating high level representation to hardware description language is presented. Technical analysis of such tools and compilers is discussed as well.

Cite

CITATION STYLE

APA

Daoud, L., Zydek, D., & Selvaraj, H. (2014). A Survey of high level synthesis languages, tools, and compilers for reconfigurable high performance computing. In Advances in Intelligent Systems and Computing (Vol. 240, pp. 483–492). Springer Verlag. https://doi.org/10.1007/978-3-319-01857-7_47

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free