Runtime adaptive cache for the LEON3 processor

Abstract

Cache memories are a key component of computing systems because they minimize latency between the processor and the main memory. However, they require a large amount of the total energy consumption of the system. This energy demand depends on the application’s behavior. Thus, reconfiguring the cache to fit to every application’s memory requirements with the minimum resources would save a significant amount of energy. This paper presents an architecture that enables the reconfiguration of the cache associativity during runtime, in order to fit the cache to the executing application. The architecture combines the cache ways using a small amount of logic, maintaining the cache entire capacity. We implemented our architecture in a LEON3 processor model and evaluated it using a Xilinx ZC702 FPGA. Our experiments show that the proposed architecture improves upon a way-shutdown approach in terms of energy savings and execution time.