Analysis of a self-compensating, low-noise, low-power PLL circuit @ 45-nm technology node

Abstract

This paper presents a novel analysis of a self-compensating, low-noise, low-power Phase-Locked-Loop circuit design implemented @ 45-nm technology node. The basic Phase-Locked-Loop (PLL) circuit prescribed in the literature comprises a Phase Detector or comparator followed by a low-pass filter and a voltage-controlled oscillator. The individual circuit elements have been separately designed in Virtuoso Analog Design Environment of Cadence Design System and analyzed for achieving optimum performance and then combined in cascade to form a feedback network. Simulation results obtained for the individual components have been critically investigated in the later half of the paper, which shows considerable improvement in frequency stability and power consumption of the PLL design. Finally, conclusions have been drawn based upon the integrated design and stress has been laid upon future scopes of work in this area.