Power Consumption in CMOS Circuits

  • Luet Ng L
  • Ho Yeap K
  • Wan Ching Goh M
  • et al.
N/ACitations
Citations of this article
8Readers
Mendeley users who have this article in their library.

Abstract

In this chapter, we explain the two types of power consumption found in a complementary metal-oxide-semiconductor (CMOS) circuit. In general, a CMOS circuit tends to dissipate power at all times-be it active or inactive. The power consumed by the circuit when it is performing computational tasks is known as dynamic power. On the contrary, the power lost due to current leakage during which the circuit is dormant is referred to as static power. By carefully and properly designing the circuit, current leakage can be suppressed to its minimum. Hence, dynamic power consumption is usually significantly higher than its static counterpart. Some of the techniques that could be adopted to save dynamic power consumption include reducing the supply voltage, clock frequency, clock power, and dynamic effective capacitance. By probing into the activity factors of the design modules, the techniques can be applied to those with high power consumption.

Cite

CITATION STYLE

APA

Luet Ng, L., Ho Yeap, K., Wan Ching Goh, M., & Dakulagi, V. (2023). Power Consumption in CMOS Circuits. In Electromagnetic Field in Advancing Science and Technology. IntechOpen. https://doi.org/10.5772/intechopen.105717

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free